SANTA CRUZ, Calif. — Current IC placement techniques leave large amounts of empty space on chips—and an EDA startup is promising to do something useful with it. Apex Design Systems is preparing to ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback